KAFR-ELSHIEKH UNIVERSITY FACULTY OF ENGINEERING TIME ALLOWED: 3 HOURS



ELECTRICAL ENGINEERING DEPARTMENT COMPUTER ENGINEERING AND SYSTEMS BRANCH 2ND YEAR FINAL EXAM OF 2ND SEMESTER 2020 - 2021 MICROPROCESSOR SYSTEMS ICODE NO. ECS 2006


The maximum mark for the examination paper is 60 marks, and the mark obtainable for each part of a question is shown in brackets alongside the question.

Instructions to the candidates:

- This exam measure program competences no. (B2, B3, and B4);
- Clarify your answer with the suitable sketches as you can;
- Please use a pen or heavy pencil to ensure legibility.

QUESTION HUMBER ONE [20 MARKS]

- 1. What types of connections are common to all memory devices? Assume that the memory system shown below has 16 address lines denoted by A15 to AO.
 - a) What is the total size of the memory in the circuit?
 - b) What is the range of addresses that can get enabled by the chip select signal? [4 Marks]



Design an address decoding logic using MS621000 (128 KB X 8) SRAM, a PLD and an OR gate to interface a total of 1 MB memory system with 80486 µp in the address range that begins at location 02000000H through 020FFFFFH.

[8 Marks]

3. Interface 16 KB of RAM to 8086 microprocessor starting at 00000H. Two kinds of chips available are 2KB (4 chips) and 4KB (2 Chips).

[8 Marks]

Question number two [20 Marks]

1. Draw a flowchart that describe the instruction cycle for the different categories of instructions available in the instruction set of the basic computer.

[3 Marks]

2. Show the gate structure associated with the control inputs of stop flip flop.

[4 Marks]

3. A computer uses a memory unit with 256K words of 32 bits each. A binary instruction code is stored in one word of memory. The instruction has four parts: an indirect bit, an operation code, a register code part to specify one of 64 registers, and an address part. Draw the instruction word format and indicate the number of bits in each part? How many bits are there in the data inputs of the memory?

[3 Marks]

10:00 AM

- 4. Explain why each of the following micro-operations cannot be executed during a single clock pulse. Specify a sequence of micro-operations that will perform the operation. [5 Marks]
 - a) $IR \leftarrow M[PC]$
 - b) AC ← AC + TR
 - c) $DR \leftarrow DR + AC$ (AC does not change)
- 5. The operations to be performed with a flip-flop F (not used in the basic computer) are specified by the following register transfer statements:

$$xT_s: F \leftarrow 1$$
 Set F to 1
 $yT_s: F \leftarrow 0$ Clear F to 0
 $zT_s: F \leftarrow \overline{F}$ Complement F
 $wT_s: F \leftarrow G$ Transfer value of G to F

Otherwise, the content of F must not change. Draw the logic diagram showing the connections of the gates that form the control functions and the inputs of flip-flop F. Use a JK flip-flop and minimize the number of gates.

[5 Marks]

QUESTION NUMBER THREE [20 MARKS]

- Explain the term handshaking as it applies to microprocessor I/O systems (Hint: I expect
 to see a timing diagram that illustrates the term handshaking).
 [4 Marks]
- 2. Draw the functional block diagram of the programmable peripheral interface. Then, explain how is 82C55 configured, if its control register contains 9B h. [6 Marks]
- 3. Based on the configuration of 82C55 chip, connect 3 LED to port C, blink one LED after another at regular intervals of 1 ms. The 82C55 base address is 04H. [5 Mars]
- 4. How is the address of the interrupt service routine calculated in vectored interrupts?

 Briefly illustrate the working operation of power failure detection circuit that causing

 NMI interrupt when AC power drop out.

 [5 Marks]

Control Functions and Microoperations for the Basic Compater

```
AR \leftarrow PC
                                R'To
Fetch
                                            IR \leftarrow M[AR], PC \leftarrow PC + 1
                                R'T:
                                            D_0, \ldots, D_r \leftarrow \text{Decode } IR(12-14),
Decode
                                R'T_2:
                                            AR \leftarrow IR(0-11), I \leftarrow IR(15)
Indirect
                                            AR \leftarrow M[AR]
                               DHT_{z}
Interrupt
                                            R \leftarrow 1
    T_0T_1T_2(IEN)(FGI + FGO):
                                            AR \leftarrow 0, TR \leftarrow PC
                                  RTo:
                                            M[AR] \leftarrow TR, PC \leftarrow 0
                                  RT_1:
                                  RT :
                                            PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0
Memory-reference:
                                 DoT .
                                            DR \leftarrow M[AR]
   AND
                                            AC \leftarrow AC \land DR, SC \leftarrow 0
                                 D_0T_{ab}
                                            DR \leftarrow M[AR]
   ADD
                                 D_1T_A
                                            AC+AC+DR. E+C. SC+U
                                 D_1T_5:
                                            DR \leftarrow M[AR]
   LDA
                                 D_3T_4
                                 D_2 T_{\rm b}:
                                            AC \leftarrow DR, SC \leftarrow 0
                                            M[AR] \leftarrow AC, 5C \leftarrow 0
   STA
                                 D_{i}T_{i}:
                                            PC \leftarrow AR, SC \leftarrow 0
                                 D_4T_4
   BUN
                                            M[AR] \leftarrow PC, AR \leftarrow AR + 1
                                 D_sT_{i}
   BSA
                                            PC \leftarrow AR, SC \leftarrow 0
                                 D_sT_{s}
   ISZ
                                 D_{\bullet}T_{\bullet}
                                            DR \leftarrow M[AR]
                                            DR \leftarrow DR + 1
                                 D_{\alpha}T_{\beta}:
                                            M[AR] \leftarrow DR, H(DR = 0) then (PC \leftarrow PC + 1), SC \leftarrow 0
                                 DoTa:
Register-reference:
                                 D_{i}I'T_{i} = r (common to all register reference instructions)
                                 IR(i) = B, (i = 0, 1, 2, ..., 11)
                                     T:
                                            SC --- 0
   CLA
                                            AC+0
                                  rB_{11}:
   CLE
                                  rB_{10}:
                                            E \leftarrow 0
                                   rHe
                                            AC \leftarrow \overline{AC}
   CMA
                                            E \leftarrow E
   CME
                                   rB.:
   CIR
                                            AC \leftarrow \text{shr } AC, AC(15) \leftarrow E, E \leftarrow AC(0)
                                   rHz:
   CIL
                                   rB.
                                             AC \leftarrow \text{shl } AC, AC(0) \leftarrow E, E \leftarrow AC(15)
   INC
                                             AC \leftarrow AC + 1
                                  r B
   SPA
                                   rB#
                                            If (AC(15) = 0) then (PC - PC + 1)
                                            If (AC(15) = 1) then (PC \leftarrow PC + 1)
   SNA
                                   rBi
   SZA
                                   182
                                            If (AC = 0) then PC \leftarrow PC + 1
                                            If (E=0) then (PC \leftarrow PC + 1)
                                   rBı:
   SZE
                                            S-0
   HLT
                                   F But
Input-output:
                                 D_n/T_2 = p (common to all input-output instructions)
                                 IR(i) = B_i (i = 6, 7, 8, 9, 10, 11)
                                            SC -- 0
                                     ₽.
                                            AC(0-7)\leftarrow INPR, FGI\leftarrow 0
   INP
                                 pB_{11}:
                                             OUTR \leftarrow AC(0-7), FGO \leftarrow 0
   OUT
                                 pB_{10}
                                             If (FGI = 1) then (PC \leftarrow PC + 1)
   SKI
                                  pB_{\tau}
                                             If (FOO = 1) then (PC \leftarrow PC + 1)
   SKO
                                  pB.
                                             IEN -1
   ION
                                  pBr:
                                             IEN -0
   IOF
                                  \rho B_{i}:
```